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Abstract 
As an essential part of the eleotronio model for tides and 8to#m 
surges, a semiconductor memory having 6-bit 2SK words has been 
designed. This has a single channel 8-bit parallel-wo%d digital 
input (6 bits for data, and 2 bits for control), and 140 channels of 
analogue-current output each of ?hich can drive up to 5 opto-
electrcnic couplers in series (700 in all) without beiag affected by 
the load conditions. The order of words fed into the input is 
re-arranged internally, so that 140 sets of different series of data 
are available from the output simultaneously, in either the form of 
F(t)s or F'(3)t, depending on a control setting. The same output 
but in digital form is also available, although terminals are not 
provided ezternally. The writing and reading speed can be arbitrary 
from zero to about 1 million worda per second, depending on the 
external instruments. The sama memory is utilized, when it is not 
used for its original purpose, for part of the numerical map plotter 
which is built into the model system. 
1. Introduction 
An electronic model by which tides and storm surges in an arbi-
trary shallow sea can be simulated has been developed (see a sepan&W 
paper). Input data representing external f'jrces, such as wind stress, 
atmospheric pressure, tide-generating force, are fed into the model 
system in a digital form. A memoiy for storing theae inwt data 
within the model system is called, in this paper, the 'input memoiy'. 
It has been developed specially for this purpose, since several 
special features aiie required. The seme memoiy is utilized for the 
numerical map plottd^, also within the system, for economy. Fig. 1 
shows the posikion of the memoiy in the model system, greatly 
simplified. 
The choice of type of memory and its circuit configuration was 
made early in 1972 to make the cost-performance optimum. The rapid 
advance of electronic components and their availability have made 
this ohoicc less good, but the same desi^ has been used up to today. 
The committee who examined the author's proposed pleji of the model 
gave their comments for the input memory, but the author could not 
accept them (see Appendix 6). 
This paper has been written to give enough information for 
servicing and operating the apparatus, as well as that on the design. 
Input ''"r" ; ; Jlfein ; I Output-data 
aita": -/-cciaputati™-..iprocessiiig 
; equivalent i cii'cuit system 
4 t 
Control 
system ' 
Fife. 1 Position of the input memory wltliin the model system 
(greatly simplified). 
2. Basic requireaents 
The input memory has been prepared, to store the input data and. 
to feed the otored. data iztto the main computation circuit, satis-
fying the following basic cmditions: 
(1) Input data are available at various speeds and intervals from 
different sources, e.g. a key board, tape read.er, d.ata line, 
while the main computation circuit requires an exact data-
feeding speed, specified by 
(2) Moot input data ore available in digital form, while the main 
computation circuit requires analogue voltages or currents 
specified by or 
(3) Most input data are available in the foim of F(z,y) or F(t) , 
a]:%l are transmitted in seides, while the main comiAitation 
circuit Inquires the form of F(t) only and totally in 
parallel. 
(4) The whole computation is completed rapidly (typically ?rlthin 
10 ms) by the main ccanputation circuit, and a large amount of 
output data (typically 10^ to 10"^  words) appears simul-
taneously, while most recorders in the output-data processing 
system cannot cope with this speed. An efficient arrangement 
is to irepeat the complete computation, by using the input 
memory, as often as required so that ihe output data are 
recorded in turn. 
(5) Ite electronic output of the input memoiy should be matched 
with the light-emitting diodes of opto-electronic couplers 
used for the ezternal-foroe input of each grid card**. 
(6) The memoiy should have a capaciiy of at least I68K bits (70 
stations, 2 components, 200 time-increments, 6-bit word). 
(7) The memoiy is utilized for re-arranging the output data in 
the form of maps, by using an electronic circuit, BD4, and 
an alpha-numerical printer (see Eef. 3)' 
* IC., K and K, are constants on which all the parameters of an 
electronic model are based. 
** By oombjjilng a number of such cai^, the hydrodynsmio system 
of an arbitrary sea can be mod.elled. 
3. Y,'ritlng, 
M.I I mWifdi 
reading and procramTZK 
Input data are given in series in the form of F(x,y)^. or F(t) , 
witli 140 sets of (z,y) and 200 incremonts of t, i.e. 4 ^ 6f 6-bit 
words in all. The memory is divided into m ) sections each of which 
has one output channel. 
Two different writing modes have been prepared: 
Y^ riting mode 1 For input data in the form of F(z,y).. Each word 
, belonging to t = n is stored in Addi^ss n of each 
of 40 channels, where n = 1 to 200. 
Writing mode 2 For the input data in the form of F(t) . All 
"che words belonging to z,y = m are sto'reo. ]Ji 
Address 1 to 200 of channel m, where m = 1 to 140. 
Reading of "kie stored data in all the channels is carried out 
simultanaously, and in Sjynchronigation referred to t, i.e. always 
200 time-increments in one reading cycle. Three reading modes, each 
of which has different intervals of reading cycles: 
Reading mode 0 No intei^als. 
Reading mode 1 With intervals, each of which is equivalent to 
reading time for 200 words. 
With intezrvals, each of which is equivalent to a 
reading time of 6OO woz^ is* 
Because of lilgli operating speed, manual oontrol of the apparatus 
is possible only for 'selection of writing mcde', 'selection of 
reading mode', 'start' and 'erase of memory'. The rest of the actions 
inside the apparatus are controlled by programmed codes which are fed 
into its yth and 8th input channels simultmieously with input data 
which are fed into the 1st to 6th input channels. Five different 
actions are represented by four different 2-bit binaiy codes, as 
shown in Table 1. 
Table 1 2-bit binaiy codes to be fed into the 7th and 8th 
channels for controlling the input memory. 
Code Function 
00 (Before 10 is fed) Reading, continue 
(After 10 has been fed) Writing, continue 
10 Start reading 
01 Stop writing, and start reading 
11 Cknlt the word (in the same row) from writing 
4. Outline of the circuit 
Pig. 2 shows the "block diagram (greatly slmpllflGd) of the input 
memory. The input data are read by the tape reader, and the final 
output is obtained In the form of multi-channel infra-red light beams 
which are fed into the photo translstora in the main computation net-
work. 
The tape reader is operated in a continuous mode (500 ch/s), and 
the output"Zlgn^ of the optical sensor facing tke tape feeding holes 
(?H) iB used for the writing olook. The tape driving motor start is 
controlled manually, throu^ and the motor control circuit, but 
the tape motor stop is controlled by a code at the end of the tape. 
The tape driving motor Is also stopped, for protection of the tape, 
by tho same motor-control circuit, through the tape-sneed detection 
circuit, when the tape speed is lowered by any ozteroal force (e.g. 
jamming of the tape). The output of the tape reader (siz data 
channels and two control signal channels) is stored by the temporaiy 
memory in order to adjust the access timing of the folloi;?lng circuit. 
The output of iiie temporaiy memoiy is permanently connected to 
all channels of the S8E (l68K bit static memozy), but storing the data 
in appropriate cells of the meinory is determined by 140 channels of 
'K signals' i^ hich are generated by the time-contra 
When writing into the SS&s Is ocanpleted, the code at the end of 
the tape Is fed Into the write/read control circuit, so that this 
generates 'EEC signal' by %hi.ch the 3S2 Is changed to a reading mode. 
At the same time, the time-controlled demiltlplezer, to which 
'c signal' and three other signals from the vrlte/read control 
circuit are fed, changes the K signals for an appropri.ate reading 
rode. 
Each channel of SS2 output (140 channels in all) is converted 
simultaneously into an analogue voltage by a DAC, and the voltage 
is converted again into a cuirent by a VCC. The current Is fed Into 
V - - nr . 
lEDs In each channel which are connected In series (5 units maz±mum 
por channel, 700 units mazimum in all). The cuirent in each channel 
is sampled by a low resistance (10 ohms) and fed back to the VCC so 
that the current is independent of the load. The current is biased, 
through , for linear operation of the I,EDs. The voltage across 
the sampling resistance of each channel can be monitored through the 
output monitoring teroinals. 
SW-MI selects writing mode 1 or 2. SW-M2 selects reading mode 0, 
1 or 3. Sw-M3 selects the period of the reading clodc, T, T/2, or 
3/3* where T is the period of the clock supplied from an external 
source (normally 100 s, and synchronised with the clock of the output-
data processing system). Each of these swltchos are ccmbined with 
frequency divider (l), (2) or (3). Figs. 3 to $ shoir the timing 
diagrams of the writing and reading modes. 
DAC: Digital-to-analoguo converter, VCC: Voltage-to-ourrent converter, 
SSE: Statlo shij't register. 
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5. Circuit descriptions 
Figs. 7 to 10 BhoTT the circuit diagrams of the Input memoiy, and 
Fig. 11 shoiYS timing diagrams of some parts of the memozy. 
Tape reader and its interface (Pig. 6) 
An optloally-oensiag punched-tape reader (500 channels mazimom) 
is used, The tape is driven ty a do motor with a capstan (tape-
feeding holes are not used for the oz'iglnelly intended purpose) and a 
solenoid-operated cd.utoh* Each of the motor and clutch Is driven by 
a transistor circuit. A train of pulse signals (one pulse per word) 
is obtained frcm an opto-electronlc sensor faced on the tape-feeding 
hole (PH), other tlian those on the normal 8 tracks^ and this is used 
for the writing clock. Fig. 6 shoves the circuit diagram of the inter-
faoe (the boa^ rd containing this oirouit is mounted inside the tape 
reader case). 
(in Fig. 7) generates an 'ON signal' for the motor and olutoh 
driving circuits, when EW-Mft- is manually operated. The 2^ generates an 
'OFF signal'" when its Pin 2 goes to a hi^ state, through32(3)/6. 
This occurs either when tlie tape-end signal (through Pin 4) or the 'tape 
slow-doiTn signal' (throu^ Pin 5) is fed, The latter is generated by 
the circuit including 122, when the period nf FH signal becomes less 
than the predetermined value % = 150 ms approximately (CE on 122/11)« 
Each word (8 bu.t) from the tape leader is stored in 75(1), and 
2 5 u n t i l the next word, is fed. The stored word is divided into two 
parts: tracks 1 to 6 for data channels which are connected directly to 
the SSE, and tracks 7 and 8 which are connected to the control circuit. 
e/read control circuit (Fig. 7) 
74/8 is the main part of the write/read control circuit. This 
turns to a writing mode, when track 7 of the tape input is activated; 
end turns to a reading mode, when track 8 of the tape input is acti-
vated. 
When this unit is in a writing mode, the writing clock, CW, 
enters from FH to the 352, through 32(2 )/&, 08(2)/4, ^ 2C2)/12, 0 ^ , 
121 (1 )/6 and to ED-M5* 2D-M12 and BD-rJl9. In this mode, the reading 
clock is inhibited by 08(2 J/1« At the same time, the writing dock is 
fed to terminal of BD-?.i5 etc. through pulse siiarer 121(2), '32(3)/l3, 
# ( ^ 1 0 , 0 ^ and to T:^porazy memory 75(1 )A; and through 06(1 ;/1 0 smpor r 
to frequency divider 93(l]/l4; and to tape-speed detector 
When this unit is in a reading mode, the writing clock, CE, 
enters frequency divider 93(6)/l4 first. After the pulse period is 
selected by 8W-IQ, the pulses are fed into BD-115 etc*, throu^ 08(2)/2, 
32(2)/l3, 0 ^ ; and to counter 5!3(1 )/l 1 througli the same circuit. 
\7h6n the wholr rystem is ST/ltohed on at t!ie start of operations, 
7^ i/8 is reset by Jb/ v At the start of each new writing cycle 74/8 
is also reset by 2' l/l&» 
Indication of ICs: for oocample, 12l(l)/6 shows Typs 74121, 1st IC-
paolzage. Pin No, 6. A particular unit in a multiple-unlt-package 
is roprv^sented by just one of Ihe pi_n numbers belonging to the unit. 
11 
Write-Drohititina; circuit (FigK 7) 
When both tracks 7 and. 8 of the tape reader are activated at 
the same time by a control code '11' (see Table 1), the writing 
clock is inhibited, by 32(2)/l1, In this state* only the tape 
reader and. the temporary memory work normally, and. the rest of the 
oircuits including the SSR stay in the previous state; i.e. the 
word with code '11' is not stored, 
:^equenqy (^viders (fig. 7) 
Type 93 units have been used for all the freguenoy dividers. 
Frequency dividers (l) and (2) in Fig. 2 are combined in the actual 
circuit as shown in Fig. 7» 25(iJ a^d ^ ^(2) make a I/1OO divider, 
93(3) makes l/2, I/4 and I/8 dividers, and. the combinod. circuits 
make 1/2OO, I/4OO and. 1/8OO dividers. The combined circuit of 
these and 08(1) with SW-M2 make the clock required for reading mode 
0, 1 or 2. 
Time-oontrplled aemlti-plezer and counters (Fig. 8) 
'K signel' (see Fig. 2) for writing mode 1 or 2 is made up by 
40(1) to 4^(3), and 140 AND gates 08(1) to 08(36). Among several 
possible arrangements, this combination has been used by taJcing 
account of the fan-out capability and the cost of the units. 
In writing modes 1 and 2, all the counters and frequenoy divi-
ders are reset at the start of each operation, by the signal from 
track 7 of the tape to 32(2)/lO. 
In writing mode 1, all the counters and one of the frequency 
dividers, reset when every 400 words are entered into 
tho SSE, in addition to the start of the operation, by signals from 
to 32(2)/9; i.e. 200 resets pei* operation. 
S8^ PAC_ ;^d VCC (Fig. g) 
Fig. 9 shows the combined circuit of the S2R, DAC and VCC. 
140 channels are identical. The first stage of each channel 
consists of thz-ee packages of 2^11A (dual-type, 6 units in all; 
see Appendix for details). This type has a tri-state output for 
each unit vfhich is controlled by digital signals fed. into Pins 3 
and 12g but these are kept psmanently high by pull-up resistors 
in this Aesign. Therefore, each unit is controlled only by 
'K signal' (Pin 8) and 'E3C signal' (Pin I). A particular 
'K signal' is fed into the 6 uizits in oach channel in parallel. 
The EEC signal is fed into all the units in the system (82^ 0 units, 
or 480 pins) in parallel* 
A 6-bit DAC, type MCI406, la used for a DAC in each channel, 
with the reference voltage of +2V (Pin 12). Pin 13 whicli is 
prepared for a temperature conpensation resistor is earthed 
directly without a resistor. !lha output voltage is converted by 
a fixed resistor (220 ), and the voltage is fed into the following 
stage. 
12 
The VCC In each ohannel oonsists of half 747C. The input is 
divided into two branches: a 24% resistor for the signal input, 
and a 3^0K resistor, which is connected to +157 through Slf-Mg, for 
biasing LEDs in each channel. If the system is used for other 
purposes which do not require bias currents, 8l!r-M5 should be switched 
off. The circuit has been designed to produce the output current of 
Signal 4-.0 mA maximum 
Bias 8.0 mA constant 
The output current is sampled by the' 10O resistor, and this voltage 
is fed back to the input, so that the output current is independent 
from the load conditions, unless the load exceeds a certain value 
which is limited by the 747C and its power supply voltages. 
Note The output terminals of this circuit should not be kept 
open. OtaiervTise, hig)i frequency 08cil].ati0n8 will be 
generated, since the amplifier \Till be in an open-loop 
state. The terminals can be short-circuited, if not 
used. 
Power supDly (Fig. 10) 
Fig. 10 shows the block diagram of the power supply for'the 
input memory. Siz different supply voltages, +57, -57, and -127 for 
the analogue circuits, and +127, -127, and +1.57 for the digital 
circuits, are requii'ed, other than +247 for the tape-driving motor, 
which is shared with the main control unit and contained in its 
cabinet. 
All the supply units, except for +1.57 which has been assembled 
for the purpose, have been chosen from standard products, with minor 
modifications. The choice was made in 197.5 mainly for economical 
reasons, by sacrificing the physical ccmip'actness and electrical 
efficiency, (if these factors are problems^ the power supply can be 
replaced, for example, by a switching regulator type). The maxiirnm 
current required for each voltage is shown also in Fig. 10. 
It is required to separate the input memozy cabinet and the 
power supply cabinet by up to 2 m, for the arrangement of the control 
table. This imposes the need for each supply unit to have a four-
line arrangement with the remote voltage-sensing. Ths sensing points 
are in the connector near to the memory cabinet, CN1.50* This 
arrangement can avoid the voltage rises of each power source when 
the connector is disconnected from the memory. Instead, a relatively 
large capacitor (or capacitors) is required to terminate each voltage-
sensing point, in order to canpensate for the inductance of the lead 
wires. OthezTwise, hi^^-frequency oscillations will be generated. 
In order to ensure adequate compensation, small capacitors had to be 
added to some supply lines inside the memory cabinet, at physically 
different points wliioh were determined experimentally* 
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'i'he input menoiy is physically divided into three parts: the 
memory cabinet, power supply unit, and tape reader. 
Memory cabinet 
Fig. 13 shows the construction of the memoiy cabinet. Its 
details are shown in Appendix 2 (Figs. 14 to 21), 
Fig. 29 (Appendix 4) shows a part of the front panel on which 
the controls and indicators are arranged. Fig. 14 shovm the front 
inner-chassis and Fig. 1$ shovis its circuit diagram. 
The fi-ont inner-chassis consists of 
S7/-M1 Writiiig mode selection 
SY/-M2 Reading mode selection 
SW-Wj) Reading period, selection 
&),?-M4 Writing status 
LED (Green) Poizer on 
LED (Red) Data stored 
Output monitoring terminals 
The output monitoring terminals are utilized, irhen tlie memory is used 
for plotting numerical maps, for selecting the sampling time of the 
maps (see Ref. 3). 
Fig. 16 shews the rear view of the PC-board frame on which 22 
edge connectors and six 50-pin connectors for the output are arranged. 
These are divided into three identical groups, except for a board, 
MD-M1, which has different construction. These Triring connections 
are sheen in Appendi% 2. 
Fig. 17 shows the roar inner-chassis which contains connectors 
CN103 From the tape reader 
CNI30 From the power supply 
CNI31 From the internal clock, CR-A 
CNI32 From an external clock, GR-B 
CNI33 To a CRO (1/200 of the clock) 
CNI34 To the numerical map plotter, "Qirough BD4 
SW-MS Clock selection, A or B 
SW-M6 Bias current for opto-electronic couplers 
Power supply voltage checking terminals 
This chassis also contains internally seven 22000 )iP capacitors by 
which high-frequency oscillations assooiated with the long leads of 
the power supplies con be suppressed (their physical positions within 
the chassis are critical). 
2 
Fig. 18 shoM the rear panel on which a fan (8 cm , 9-13 litres 
per second) is fixed, and the six output cable conneotors are secured. 
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12 Physical construction of the memory cabinet. 
(see Appendix 1 for details), 
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Printed, circuit boards 
22 printed circuit boards which have three different constructions 
but all of uniform vridth (16 can) are used. 
BD-M1 Main part of the control circuit 
BD-N5, BD«4ai2, ED-M19 Demultiplexers 
(three boards are identical) 
BD-M2 to BD-M4 
BD-M6 to BD-M11 SSEs, DACs, CCVs 
BD-M13 to BD-KI8 (18 boards are identical) 
BD-M20 to BD-1122 
Figs, I9a, 19b, 19o, 20a, 20b and 21 show the physical designs of 
these printed circuit boards. 
Power supply unit 
All the power supplies for the inputgmemory are contained in the 
oontiK)l table^ and cooled by a fan (12 cm , $0 litres per second). 
!Phis unit and the memory cabinet are connected by a cable (2 m approz.). 
7« Perfor-mszice 
Table 2 shows a aummazy of performance of the input memory. 
Fig. 13 shows an example of overall linearity from the digital input 
of the input memory to the analogue output of a floating circuit, 
though its opto-electrcnic coupler. 
The temporatui-e of the hottest components (integrated circuit 
packages of %ype 2511A on 3D-M2 etc., particularly those near the 
centre part of the cabinet) become higher than room temperature by 
about 22°C, with "Hie fan in operation. 
8. Conclusions 
A semicondictor-olrouit memoiy which satisfies particular 
requirements (a sin^e channel digital input, 140 channel parallel 
output each of which has different tine series of data in analogue 
and digital forma, igith current did.ving facilities for up to 700 
opto-electronic couplers, and internal facilities for converting the 
order of data) for the electronic model for tides and stoim surges 
has been desired and constructed successfully. 
iPhis is an essential part of the model, and contributes to 
simplifying and speeding up the y;holo model operation. The cost of 
the memory (see Appendix 6 and Eef. 1) has been considered to be very 
reasonable in respect to its advantages. 
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Input 
Storage 
Output 
Control 
Accuracy 
Linearity 
Stability 
Table 2 Summaiy of performance of the input memory 
Form of data Mode 1: F(t) , or Mode 2: P(z:,y)j_. 
-Dlgit&irpar^Lr'6-bit'^842r-6bde;'"^ 
6 bits/word, one word/data. Data Code 
Control 
Channel 
Wilting speed 
Digital, parallel 2-bit code. See Table 1. 
Parallel 8-bit sin^e. 
0 to 2 z 10 words/s, including random 
internals, depending on an external data, e.g. 
Speed of data reader Writing time for 28E w. 
(words/ s) 
500 56 8 
100,000 0.28 8 
Terminals 
Capacity 
Max. period 
TTL logic. 
6-bit z 200 time-increments x 140 channels 
= 168K bits. 
As long as power supply is continued. 
Form of data j Continuous F(t), 
Type Analogue current, signal (2 mA pk-pk maz.) + do bias (10 mA), for driving ]jEDs (infra-red). 
Reading speed 
Repetition ; 
I 
I 
I 
Terminals 
0 to 10 words (ecuivalent)/s 
All channels can be read in parallel, in synchro-
nization and i-epetition, 'ivith intervals of zero 
(Mode O), T (Mode 1) or 2T (Mode 2); where T is 
a duration of 200 words equiYalent. 
Current output (independent of external impedance) 
output impedance less than 10 for DC to 10 kHz. , 
Programmed ! Start, stop of writing and reading, and omission 
i of wrong words etc. 
Manut-l Selection of 2 writing modes, 3 reading modes, 
and the period of the reading dock. 
^plitude 
Frequency 
Relative accuracy: max error jjO.T^ of full scale. 
DC to 10 kHz (-:; db to 1 kHz) 
Better tlian 1/o of full scale. 
Temperature I T^loally 0.002/6 per for DAC (O to 40°G) 
Power line I 1/b against +10^ input change 
Power requirement 240V i%s, 50 Hz, 250Wmax. 
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a-npendiz 2 Tables for internal connections 
All the corrections are permanent. These tables are necessary only 
for the construction of the instrument or its servicing. 
tame 3 Connection between CIT130 and circuit boards 
Voltage OV +5v i -12? 4-15v -15v +27 
i CN130 1-8 9-12 j 13-16 17 18 1 19 20 
i Pin No., 1 ' 
—: 
1 Pin No ^ ' i -
— i' 
i 5D-M1 c36-40 ol-5^ ^ 
BD-I42 35 15 14 17 26 25 24 
BD-{.13 35 15 14 17 26 25 24 
B M 4 35 15 14 17 26 25 24 
o20 c21 - - - -
35 15 14 17 26 25 24 
BD-517 35 15 14 17 26 25 24 
BD-f.lS 35 15 14 17 26 25 24 
35 15 14 17 26 25 24 
BD-filO 35 15 14 17 26 25 24 
BD-*.I11 35 15 14 17 26 25 24 
BD-ia2 o20 c21 „ - - -
3D-^a3 35 15 14 17 • 26 25 24 
BlWul4 35 15 14 17 26 25 24 
BD-zag 35 15 14 17 26 25 24 
BD-ICL6 35 15 14 17 26 25 24 
BD-M17 35 15 14 17 26 25 24 
BD-M18 35 15 14 17 26 25 24 
BD-)'119 c20 c21 - - — - -
BD-M20 35 15 14 l6 26 25 24 
BD-]'.121 35 15 14 16 26 25 24 
BD-1.122 35 15 14 16 26 25 24 
For^ example, CNi30 Pin Hos. 9 to 12 have the voltage of 4-^, 
and/connected to BD-ZIl Component—side Pin Nos. 1 to 
GH130 Pin 17 has the voltage of -12V, and^'conneoted to ED-M2 
Non-component side Pin No. 17« 
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T a b l e /]. Connection bet-^reen BD-Kl and. other parts 
Function 
8 
7 
6 
Input 5 
3 
2 
^ / c r 
1 
2 
3 
4 
5 
. R I'lode 2 
^ K o d e 3 
fe 
RlH) SOL 
outtyut 
KEG 
(cw2) 
R2C 
Rese t 
S t aj?t 
b 
C 
d 
A 
A 
^2 
a 
/6 
x7 
^8 
bd-wl 
pin_no. 
1 
2 
3 
4 
5 
6 
7 
j 8 
; ^ 
; 10 
! 11 
! 12 
I 13 
i 14 
i 15.;. . 
1 16 
: 17 
. : __18 . . 
19 
: 20 
21 . 
2 2 ; 
23 
24 
_ 2 5 
26 
_ 27 
28 
29 
30 
.31. 
32 
33 
34 
35 
36 
37 
38 
39 
_40 
clr-o 
cl6 
cl7 
ol3 
cl9 
g2q; 
Part connected. 
c m o 3 / 8 
7 
6 
5 
4 
3 
2 
1 
sw-ml/1' 
Pin 18 ^ 
Pin 19 
Pin 
Pin 
Pin 
Pin 
20 
21 
22 
23 
i n each o f 
BD-M2 to BD-M4 
3D-M6 to BD-Kll 
BD-M13 to BD-K18 
BD-H20 to BD-M22 
'sw-)'il/2" ' 
SW-i=I2/A2 
sw-h2/&1 
CIT103/9 
C E 1 0 3 / 1 0 , CIT103/12 
sw-io/b 
Pin 15 in each of 
Pin 22 in each of 
Pin 17 in each of 
in each of BIW.!5, BD-1H12, B M I 9 
biwa9/74154(9) pin 
SW-M4 
SW-Ml/C __ _ 
Pin 17 i 
Pin 18 
Pin 19 
Pin 16 . 
bd-ii5/23 
b]ha5/^4 
bd-4.15/25 
bd-;h2/23 
bd^^il2/24 
BD-3!12/25 
BD-MI8/23 
biw.ii8/24 
bd-i.i18/25 
+5v 
SW"M3/A3 
sw-3j3/b1 
sw4.13/b2 
sw^.o/b3 
w 
V 
Be 
Gn 
y 
Or 
R 
Bn 
Be(l) 
BD-i;5, BD-1.112, BD-ia9 
BD-K5, 3D-M12, BD-I.1I9 
.BD-M2 to BB-H4 
BD-Ho to 3D-H11 
BIM'i13 to BD-J418 
BIM.120 to BD-^.i22 
14 ... 
V(l) 
Or(2) 
R ( 2 ) 
B n ( 2 ) 
or/e:r 
Gy/Be 
gy 
. . . T(l) 
g x l ) 
W/R 
}7/0r 
w/gy 
W/Gn . 
Bn 
Or 
t 
Gn 
Be 
v 
gy 
w i 
i 
i 
gnl2)' 
Be(2) 
V(2) 
gyl2) 
w/bn 
Pin on the component Bid.e of the board.. 
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'fable 5' Connection bettveen BD-K12 or BD-*'ll9 
and. other ci 
r |:BD-M5 
1 Colour 
i - . i pin Ho. 
1 Bn !' 1 M2/10 
; i 2 11 
i Or : 3 12 
_ Y 4 _ _.13 
: Bn ii 5 M3/10 
: R !i 6 11 
Or ; 7 12 
% b 13 
: Bn 9 M 4 / i o 
^ R 10 11 
Or' : 1]1 12 
: Y : 12 13 
Bn i ^9 M ^ 2 7 
! ^ 
! 30 28 
! Or ! 31'- 29 
: 1 i 32 30 
Bn ' 3 3 " K3/27 
! E : 34 28 
Or !. 35 29 
Y 36 30 
'Bn ; 37 314727 
R il 38 28 
: Or :: 39 29 
1 .: 40 _ 30 
M6/IO " B n 1 
R 2 11 
Or 3 12 
t 13 
Bn Mf/lO 
: E 6 11 
Or ' 7 12 
Y 8 13 
Bn : 9 K8/1O 
R ! 10 11 
Or 1 1 12 
' Y 13 
29 i K6 / 2 7 
R !: 30 i 28 
- Or 31 i 29 
Y 32... _1. . _ 30 
: Bn " 33 i M7/27 
a ; 34 i 28 
Or 35 i 29 
. T 36...._ L _3a 
""Bn : 37 I M8/27 
; R 38 1 28 
Or 1; 39 ; 29 
1 T 30' 
^iw.112 
pin No, 
bd-i419 
p i n I fo . 
KlO/lO 
M l 8 / i O mll/io 
30 
mi8/27 
28 
Ki3/l6 
ti^/io m i 4 # d 
% / i o 
)0 
K 1 4 / 2 7 
28 
29 
30 
ml5/27 
28 
29 
30 
For example, Pin No, 
by the B r o ™ Trlre. 
1 i s c o n n e c t e i l t o !BD-K2 P i n E o . 10 
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Table g' Connection between the output terminals and each of 
BD-I:I2 to 3D-H4, BD-M6 to BD-Kll, BD";.113 to BD-^ -IlS, 
and BD-M20 to BD-M22. 
j ! CIT21 CN22 CIT23 ' Clf24 CE25 GN26 
, Pin No_ 
M9/31 Ml 6/1 Bn : 1 M2/I M2/31 H9/I Ml6/31 
R : 2 2 32 2 32 2 32 
Or : 3 3 33 3 33 3 33 
T 4 4 34 4 34 4 34 
Gn 5 6 36 6 36 6 36 
Be 6 7 37 7 37 7 37/ 
? 7 8 38 8 38 8 38 
Gy 8 9 39 9 39 9 
^"Bn" " ]lQ M6/1 M6/31 MI3/I 1 Ml3/31 M20/l M20/31 
R 11 2 32 2 32 2 32 
Or 12 3 33 3 33 3 33 
T 13 4 34 4 34 4 34 
Gn 14 6 36 6 36 6 36 
Be 15 7 37 7 37^  7 37 
V 16 8 38 8 38 8 38 
Gy 17 9 39 9 .. ,39.. : ,9 ,39 
Bn 18 M3/1 K3/31 KlO/l 1:10/31 K17/1 M17/31 
E 19 2 32 2 32 2 32 
Or 20 3 33 3 33 3 33 
Y 21 4 34 4 34 4 34 
Gn 22 6 36 6 36 6 36 
Be 23 7 37 7 37 7 37 
7 24 8 38 8 38 8 38 
Gy 25 9 39 9 39 9 
Bn M7/1 K7/31 KI4/1 MI4/31 K21/1 M21/31 
R 27 2 32 2 32 2 32 
Dr 28 3 33 3 33 3 33 
Y 29 4 34 4 34 4 34 
Gn 30 6 36 6 36 6 36 
Be 31 7 37 7 : . 37 7 37 
Y 32 8 38 8 38 8 38 
Gy 33 9 39 9 39 . . ,9 39 . 
"Bn^' 34 k4/l K4/31 Kli/i Kll/31 KI8/1 , KI8/31 
R 35 2 32 2 32 2 32 
Or 36 3 33 3 33 3 33 
T 37 4 34 4 34 4 34 
Gn 38 6 36 6 36 6 36 
Be 39 7 37 7 37 7 37 
V 40 8 38 8 38 8 38 
Gy 41 9 
- M 8 / 1 -
39 9 39 ' 9,., : _ 39 
' "Bn ^3 - m8/3l Ml 5/1 ^15/31 ! M22/1 ' K 20/31 
E 44 2 32 2 ! 32 2 ! 32 
Or 45 3 : 33 3 i 33 3 33 
T 46 4 34 : 4 ^ 34 4 34 
Gn 47 6 36 : 6 36 6 36 
Be : 48 7 37 ; 7 37 7 37 
V 49 8 ; 38 ! 8 38 8 38 
Gy 50 9 39 : 9 39 9 39 
For exanple, 03^ 21 Pin ITo. 1 is connected, to BD-).i2 Pin It) , 1, 
by Bro™ wire. 
Table Conection between Tape reader 26C and the input 
memory through C1T103 , , . _ 
I BD30 Cable CIT103 ' Memory 
; Pin No. I (Gy) Function 
Data, ohannel 1 
2 
3 
4 
5 
Control ohannel 
7 
_ 8 
^Tape feed hole) 
FlfD (Tape forward) 
BWD (Tape backward) 
SOL (Clutch solenoid) 
Common (OV) 
+5t 
Screen 
3 
5 
7 
9 
11 
jo 
19 
21 
29 
23 
25 
27 
15-16 
17 
1 0 - 1 2 ; 2 1 - 2 5 
Bn 
r 
Or 
I 
Gn 
Be 
V 
Gy 
w 
R/Gn 
R/Be 
T/Be 
Pin ITo. internal 
1 
2 
3 
4 
7 
8 
9 
10 
11 
12 
Gn(D).kPk 13 
Bk 25 
Bn 
R 
Or 
Y 
Gn 
Be 
V 
gy 
w 
Y/R 
R/Be 
Y/R * 
lf(T) 
t 
* Connected 
Table 8 Conection between Tape reader 26C and the contol 
cabinet 
Function Tape-reader 
internal connector 
Pir No. 
Motor drive, +24V 
Common, 0\r 
Screen ' 
13 
14-17 
10-12, 21-25 
Cable (W) 
R 
c m 6 
Pin Fo. 
L 
it 
Connection between BD30 end the internal connector 
of Tape reader 26C 
Function 
Data track 
Control track 
fe 
FWD 
BWD 
bol 
Common (07) 
1 
2 
3 
4 
5 
6 
7 
8 
Tape reader 
internal connector 
Pin No. 
1 
2 
3 
4 
5 
6 
7 
19 
20 
10-12, 21-25 
Gable 
(Pink) 
Bn 
R 
Or 
Y 
Gn 
Be 
V 
Gy 
R/Gn 
r/be 
t/lt 
Gn 
BD30 
Pin No, 
2 
4 
6 
10 
12 
14 
18 
20 
. 30 
24 
26 
28 
14-15 
39 
Table IlQ. Memory channel ITo», Output, channel ITo ., and 
Monitoring terminal Ho. 
3^  The memory is -vrritten automatically in the order of 
Memory channel Ho, 
2 The Memory channel Ho. is indicated at the end of each 
peir of wires inside the main network cabinet, 
2 Each Monitoring terminal is connected to the first pin 
of each Output channel, and the same wire colour is used, 
^ Pin Hos. 9 and 42 of each Output terminal are not used. 
7^0 
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u L cai 
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Pig. 22 Key diagram for tables 
Memory 
i channeli Ho. 1 Pin Ho. Wire colour 
o : 1-2 Bn-S 
i 1 ! 3-4 Or-Y 
! 2 i 5-6 Gn—B @ 
1 3 ! 7-8 V -Gy 
i 4 ; 18-19 Bn-S 
1 5 i 20-21 Or-Y 
I 6 ; 22-23 On—Bo 
i T ; 24-25 V -Gy 
1 ~ a 1 34-35 Bn-R 
9' ! 36-37 ! Or-Y 
i 10 38-39 ! On—Be 
11 40-41 i V -Gy 
12 10-11 ; Bk-Bn 
13 12-13. i R - Or 
14 14-15 : Y -Gn 
15 16-17 Bn-R 
16 26-27 W -Bk 
17 28-2% Bn—H : 
18 30-31 Or-Y : 
19 32-33 Gn-Or i 
20 43-44 Bk-Bn 
21 45-46 R -Or 
22 47-48 Y -On 
23 49-5Q' Y -Gn 
Output terminal | Circuit 
Connector I board Ho. 
Monitoring | 
terminal Ho.i 
BD-M3 
CN21 
bd-m4 
ed-m6 
bd-m7 
s d ^ 8 
(100) 40 
(0> 1 
2 
3 
4 
5 
6 
7 
6 
9 
10 
11 
12 
13 
14 
- i i 
17 
18 
_19_ 
20 
21 
22 
23 
40 
Memory OutDut teriainal 
channel ITo. Pin ITo. Wire colour! Connector 
24 10-11 Bk-Bn j 
25: 12-13 R - Or 1 
26 14-15 T -Gn 
27 16-17 Bn-R I 
28 26-27 
29: 28-29 Bn-R 1 
30 30-31 Or-Y 1 : 
31 32-33 Gn-Or ' ! 
32 43-44 Bk-Bn ; 
33 45-46 R -Or : : 
34 47-48 T -Gn i ' 
35 49-50 1 CF22 i 
1-2 Bn-R ; : 
37 3-4 Or-T : , 
38 5—6 Gn-Be' ' I 
39 _ . 7-8 V -Gy i ! 
40 18-19 Bn-R ' i 
41. 20-21 Or-T i ! 
42 22-23 Gn-Be i 
43 24-25 . . V -Gy ; l 
44 34-35 Bn-R 
45 36-37 Or-Y ; 
46 38-39 Gn-Be : 
47 40-41 V -Gy i I 
48 1-2 Bn—R ! 1 
49 3-4 Or-T ! 
50 5—6 Gn—Be : 1 
51 7-8\ _ -Gy. j l. 
52 18-19 Bn-R 
53 20-21 Or-Y ' : 
54 22-23 Gn—Be ' 1 
55 24-25 V _^y ; i 
56 34-35 Bn-R : : 
57 36-37 Or-Y : i 
58 38-39 Gn-Be 1 
. 59 40-41 
60 10-11 Bk-Bn Ca23 i 
621 12-13 R - Or : ! 
62 14""15 Y -Gn : j 
63. 16—17 Bn-R i i 
64 26-27 ' W -Bk " ' ! 
65 28-29 Bn-R ! ! 
66 30-31 Or-Y i . 
67 32-33 Gn-Or i i 
68 4^-41 Bk—Bn ; 
69 45-46 R -Or ! : 
70 47-48 Y -On : i 
jl 
_49-r50_ Y -Gn ! i 
Circuit 
bo ard. No, 
Monitoring 
terminal ITo, 
(0) 
: ]3d-;.ia 
bd-m:3 
BD-H.4-
bd-mio 
bd-i.u3 
bd-3[i4 
db-i'115 
150) 
24 
25 
26 
27 _ 
28: 
29 
30 
31 
32 
33 
34 
35 
36 
37 
3a 
39 
40 
41 
42 
43 
44 
45 
46 
47 
4s^ '' 
49 
50 
1 
2 
3 
4 
i 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
41 
Hemoiy 
chBiinel ITo, 
Output terminsl ; circuit 
Pin ITo. Wire colour Connector "boarcl Eo, 
Monitoring I 
temimal ^0.: 
72 10-11 Bk-Bn : (50) 22 
73 12-13 R -Or 
BD-I-l 13 1 23 
74 14-15 Y -Gn 24 
.75 16-17 Bn-E ' 25 
76 26-27 W -Bk 26 
77 28-29 Bn-R : 27 
78 30-31 O r ^ BD-I114 28 
79 32-33 Gn-Or 29 
80 43—44 Bk-Bn : 30 
45-46 R -Or • ; 31 
82 47-48 T -Gn ! B])-i4l5 32 
83 
84 
__49-50._ _ 
1-2 
T -Gn 
Bn-R 
Gn24 ; 33 
34 
85 
86 
3—4 
5—6 
Or-Y 
Gn-Be 
BD-tI9 35 
36 
_ 87 _ .. 7-8 . .7 . -Gy 37 
88 18-19 Bn-R 38 
89 20-21 Or-Y 
: BD-IIIO 39 
90 22-23 Gn-Be 40 
91 . 24-25 V -Gy 41 
92 34-35 Bn-R 42 
93 
94 
36-37 
38-39 
Or-Y 
Gn-Be 
BD-i'111 43 
<4 
95 40-41 V —Gy : 45 
96 1-2 Bn-R 46 
97 
98 
3-4 
5-6 
Or-Y 
Gn—Be 
: BD-KI6 47 
48 
91_ 7-8 V -Gy 49 
100 "18-19 '"'Bn-R 50 
101. 
102 
20-21 
22-23 
Or-Y 
Gn—Be 
• 
Biwciy ' (100) 1 
2 
— 1 0 3 _ 24-25 T -Gr 
— — - ^ 
3 
104 34-35 Bn-R i 4 
105 36-37 Or-Y I BD-a|8 5 
106 38—39 Gn—Be 6 
lOTf 40-41 V —Gy 7 
_ 
108 10-11 "iBk-Bn C1T25 
109 12-13 R -Or ; BD-I'130 9 
110 14-15 Y -Gn 10 
lllL 16-17 Bn-R : 11 
112 26-27 W -Bk : 12 
113 28-29 Bn-R : BD-)'121 13 
114 30-31 Or-Y 14 
. 115^ ^ .3.2-33 Gn-Or __ 15 
116 43-44 Bk-Bn 16 
117 45—46 R -Or 17' 
118 47-48 Y -Gn 18 
119 49-50 Y -Gn 19 
42 
Memory Output terminal Circuit 
chann.el No. Pin. Nc . Wire colour 1 Connector board No 
120 10-11 
121 12-13 R -Or ! B[D-^ Jl20 
122 14-15 T -Gn 1 
123 16-17 Bn-R 
124 26-27 W -Bk 
125 28-29 Bn-R BD-0j21 
126 30-31 Or-T 
127 32-33 Gn-Or i 
128 43-44 Bk-Bn 1 
129 45—46 a -Or 1 BD-M22 
130 47-48 i T -Gn 
131 49-50 T -Gn I GIT26 i 
132 1-2 Bn-R i 
133 3-4 ; Or-T 1 B M 1 6 
134 5—6 Gn—Be 
135 7-8 V -Gy : 
136 18-19 Bn-R 
137 20-21 Or-T i BD-I417 
138 22-23 Gn-ae ! 
139 24-25 V -Gy 1 
34-41 Not used i 
terminal ITo. 
(100) 20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
3w 
39 
Function 
Monitoring 
terminal Eo, 
TaDG reader out-out , channel 1 
2 
3 
4 
5 
6 
7 
8 
Writing clock 
Reading clock 
(W) 
(Bk) 
(100) 41 
42 
43 
44 
45 
46 
47 
48 
49 
50 
Note Signals can be observed at the monitoring terminals, only 
when the output terminals are connected to the loads, or 
Ghort-circuited. 
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ADipendijc 3 Initial adjuotments and. tests 
The initial adjustments and tests of the input memory are 
necessary only when it is built or some of its components (mainly 
those in its analogue circuits) are replaced. 
Note Each circuit board can be pulled out by applying a simple 
eztraction tool to the hole on the board (near the edge 
opposite to the connector). 
Without connecting BD-Zwl^  to the proper connector, the 
whole system will not work. BD-K^ and BD-Iu12 are inter-
changeable for testing purposes. BD-1'12 and other identi-
cal boards are also interchangeable for testing purposes. 
BD-M1 should never be connected to connectors other than 
the designed one. 
Adjustment lorocedure 
(1) Check each power supply voltage at the plug of NC130, before 
this is connected to "Uie memory. 
(2) Connect CN21 through CN26 to the memory. A pair of terminals 
on the other end of each channel in these connectors should be 
connected to a proper load (e.g. LED input terminals on a grid 
card), or should be shoTrt-circuited, in order to avoid high-
frequonqy oscillations, 
(^) Check again each power supply voltage at #ie monitoring termi-
nals on the memory. Re-adjust if necessary* 
(4) Apply test tape M1 (specified by Fig. A2a) for ?rriting mode 1. 
Check the output waveform of each channel, at the test teiminal 
on the memory* Confimi that all the bits are stored (some 
distortions on the waveforms can be ignored in this test). If 
satisfactory, apply test tape M2 (specified by Fig. A2b) for 
writing mode 2« Repeat the checking* 
(5) Adjust each potentiometer on BD-M2, and on the similar boards, 
BO that the output current of each channel is 4.00 mA pk-pk. 
Also check the linearity. Details of i3ils procedure are given 
on the following page* 
Note The current oan be checked by moasuring the voltage at each 
monitoring terminal on the memory with an accuracy better 
than +2^ (the accuracy of the 100 resistor). A better 
measuring accuracy can be obtained by measuring the voltage 
across a known resistor (say 1000 +0.1^) which is connected 
temporarily to the pair of terminals at the other end of 
cable of 01^ 21 etc. with the differential input of a C%0. 
Checking of the logic circuits 
The logic circuits need no adjustments. However, waveforms at 
various points of the circuit are shown in Pig. 11 for test purposes. 
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Details of adjustments of the potent!pmetero on BD-M2 etc. 
(a) Inaert only BD-TJI, and BD-M19 into ihe input meiaoiy 
frame, and keep them in an operating state. 
(b) Insert each of the rest of the boards in turn, one at a time, into 
No, 6 rail (the rail for BD-M6) of the frame. This position in 
the frame has maximum space for adjusting the boazTd. 
(o) STfitoh off (on the rear panel) so that no do bias voltage 
is fed, 
(d) Feed test tape (specified in Fig. 24) through tape reader 
26c. Th6 feeding must be repeated for each board under test. 
(e) Connect Monitor terminal (on the front panel) No, 12, 13, 14, 15, 
24, 25, 26 or 27 to a CRO, depending on the potentiometer to be 
adjusted. It is recommended to use the 10 mV/om dc range of the 
GEO, after the sensitivity of this range is calibrated by 2^ mV 
pk-]^ signal with the accuracy of 
(f) Turn each potentiometer so that maximum resistanoe is obtained 
(see Fig. 2$). The output on the CEO will show sli^itly less 
than 40 mV pk-pk. 
(g) Turn "Uie potentiometer gradually (in reverse direction for first 
turn) so that the output voltage becomes exactly 40 mV pk-pk. 
Use two flat paiMis in the output voltage waveform (46-100 and 
101-136 in Fig. 24). 
Note If the potentiometer is turned to reduce the i-esistanoe 
further, the output voltage will reduce again, after it has 
reached maximum. Consequently there is the second wipei^ 
position by which a 40 mV pk-pk output can be obtained. 
The second position must not be used. 
(h) The linearity of each circuit should be checked, by parts of the 
output waveform (0-63 or 136-200 in Fig. 24)* 
(i) The position of the whole output waveform on "Bie CEO vrill vary 
slightly from circuit to circuit, and the vertical control of 
the CEO has to be adjusted if the waveform is required to be 
in the same position. This is due to different offset voltages 
of 7478 used for VCCs. These offset voltages d.o not affect the 
real operations, since the d.c component of each opto-electronic 
coupler is cut by a coupling capacitor inside eacdi grid card. 
Note The position of the potentiometers on each olrcult board, 
with their channel numbers and card numbers are shown in 
Fig. 26. 
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mart a 
140 tv 
/ / / 2 2 2. 2 
140 kv • 140 w h-
i CYCLE- ( 14-6 w x 6 4 ) 
3 cyklfs 
0 O 0 — o n - { .7 7 . 7 71 
|<c. —. ) ^  c) iv x ^  
/4h) w y^oo 
" 4 
(a) Test tape ffi-1 for Writing mode 1 
4^-
o ) 2 2 &2. o o o 0 0 0 / 2 3 - - - (s 
6 4- 4 ^j6 a/ 
/ crci,e (2oow) 
I 
/44) cycles (zro6 0 w}— 
'1 
md% 
g r> 
Cu 
< 
("b) Test tape Ti-i-2 for Writing mode 2 
0 # 'sg na 
time in&rdmef.'t^  
(c) Analogue output waveform of each, channel 
(common for Writing modes 1 and 2) 
Pigo 23 Test tapes for the input memory. 
Binary numbers are indicated by decimal 
numbers 5 
46 
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140 cyclf^ ^2?90 0»v)_ 
P t V -
129 
s-tap 
H 
wo% 
a. 
< 
time (n&rewcyts 
200 
Fig. 24. Test tape, Tl<i—3, for the aaplitude calibration of the 
input memory. Binary nmbers are indicated by decimal 
numbei-s. 
O (1 CD C) 
c) (j c) c) 
max 
\c—^  
m/^ x 
Pig. 2g; Directions of turning potentiometers on BD-.M2 etc. 
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Channel Ifc. Card No,BD~K 
/ 
.J: 3 2 1 0 
^ 36 37 38 39 
- ' T ' 6 5 4 
—1 40 41 42 43 ! 
~ 11 10 ^ 9 ' " s " 
"~i 44 45 46 J i L 
-^13 14 13 12 ! 
- 1 24 25 26 27 
4 
19 18 17 16 I 
7 
28 29 30 31 : 
r-^3 22 ^ 
I & 
3Z 33 34 35J 
bd-4u5; 
49 5% 
-,84 85 86 8? 
-4 96 9? 98 99 
-1132 133 134 135 
16 
'52 53 M 55 
—188 89 90 91 I 
-^^6 57 58 59 
-l 92 93 94 95^ 1 
10' 
11 
1100 101 102 103 
1136 137 138 139 
104 105 106 107 
18^  
60 61 62 63 
i72 73 74 75 
13 
-^108 109 lib Til" 
1120 121 122 123 
20 
i 64 65 66 67 • 
14, 
176 77 78_29_ 
112 113 114 115 
21 
-ilm^.2^a^.l27_. 
68 69 70 71 
• !15 
^ 80 81 82 83 
, ±—, 
i bd-m12 i. 
h - l l 6 117 118 119 
:i28j^_mjlii_ 
i bd-mi9 
122 
—1 i r 
b d - m 
I'lote The input memory is written in the order of the channel number. 
fig. 26 Approximate position of the components for each 
channel on ED-I41 to BD-4'I22 (component-side view) 
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Appendix L Operating instructions 
14 Connection of the cables 
Do not switch on the power supply until all the connections have 
been completed. 
Table 11 Connections between the input meiaozy cabinet and other parts. 
Connector No.* 
on memozy cabinet 
Part to be connected 
CN130 From the power supply for the input memoiy 
CN103 From tape reader, model 26G 
CN151 From the output memory 
CN132 From an appropriate oscillator for a dock 
CN133 To the synch, input of a CRO for monitoring 
CN134 To CN (on the rear panel of tiie control cabinet) 
CN21 to CN26 To the main computation cabinet 
Fan From a 2407 AC line, through the power supply 
^Numbers are marked on actual components. 
2, Checkinj 
Although the power supply voltages are 
stabilised, check them occasionally on the 
test terminals as shown in Fig, 27. 
Each voltage should be -raithin of . 
the nominal value. 
o 
o 
- I 2 V 
9. 
o 
- s v 
. a / 
Q 
ov 
Fia« 27 Power-supply voltage ohedCLag 
terminals on. the rear panel 
3. 
Toggle ST^ itch 
Tape 
Tape latch knob 
C 
F c g l 6 
Tape reader, 26C 
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The tape reader has only two controls: a tape latch knob and 
toggle switch. 
(1) Tape latch knob 
When the line marked on the knob is in a position across the tape, 
the tape can be inserted or taken out® 
When the line marked on the knob is in a position along the tape, 
the tape is ready to run® 
(2) Toggle switch 
Forward run The switch should be in F-side normally, and the tape 
is ready to run forward in this positione Press the red button^ ' (on 
the front panel of the input memory) to start running the tape. 
Normal stop Tape stops automatically when a punched hole on the 
7th track is read by the tape reader® 
Automatic emergency stop If the speed of the tape is reduced by 
an external force (eTgZ jamming of the tape), the tape stops automati-
cally for protection. This is not supplied to the backward running of 
the tape* 
Manual emergency stop Turn the toggle switch to B-side and back 
to F-side as quicMy as possible. This can be applied to both for-
ward and backward runnings. 
Be-Btart for forward run 
button*. 
Press the red 
Backward run Turn the switch to B-side. The tape -Rill not stop 
automatically. Turn the switch to F-side to stop the tape, 
*lr?hen the red button is pressed, data stored in the memory are 
cleared automatically. 
4. Control 
memory power 
e © 
yyeite 
RED 
BUTTON 
Controls and indicators on the front panel of the input memory. 
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There are four controls and two indicators on tlie front panel of 
the input memory cabinet, as ahomi in Fig. 29, 
Knob 0-1-3 When this knob is set in 0, tho stored data in the 
memory are read (and fed into the computation circuit) continuously 
repeatedly without intervals. 
Y/hen this knob is set jji the stored data are read repeatedly 
with intervals each of wliich is equivalent to the period of 200 time-
increments . 
Wlien this loiob is set in "tke stored data are read repeatedly with 
intervals each of which is equivalent to 200 z ^ time-ijicrements. 
The choice of the positions of the knob depends on the type of model. 
Knob 1-2-3 Y/hen thj_8 knob is set in 1^ , 2 or the period of 
reading the memory (and the rate of feeding the data into the compu-
tation circuit) takes 1, 2 or 3 times the period of the reading clock 
(which is fed fi-om terminal or CN132 on the rear panel of the 
input memozy). 
For example, if the reading clock is set to the period of 0.1 ms, and 
the loiob is set in 1, 2 or 3, each time increment of the data stored 
in the memory will be read at the rate of 0.1 ms, 0.2 ms or 0.3 ms 
which corresponds to 1 h, 2 hs or 3 hs in real time. 
Tog^e STTitch 1-2 If a given input tape is made in writing mode 1, 
set the switch to 1_. If a given input tape is made in writing mode 2, 
set the sf/itch to 
Red Button The red button should be pressed, after all other 
controls are set. 
When this is pressed, a tape on the tape reader starts to run, and 
the data on tha tape are stored into the memory, ?/hen the tape comes 
to its end, the tape reader stops automatically, and the stored data 
are fed into the computation circuit also automatically. 
There are two controls, which are not frequently operated, on 
the i"ear panel of the input memory cabinet (see Fig. 17A 
Tof^le switch Normally set this switch to A so that the 
clock within the model system enters into the memoiy through 
terminal CN131. 
Set the switch to B, only when external dock (which should be fed 
through connector CH132) is used, 
Tor'^ le switch 57/-M6 Normally set this switch to BIAS so that all 
the output currents fed from the memoiy to opto-electronic couplers 
in the main computation circuit are biased by 0.8 mA. 
Set the switch to OFF, only when the memoiy is applied to numerical-
map plotting. 
51' 
)enclix 5 Design Notes 
(l) The manufactui-ing deviation (given by the data sheet) for the 
clock-input and data-input voltages of Type 2511A (CMOS memory) are 
shown in Table 12* The manufacturing deviation of the output vol-
tages of TTL units is shoiiTn in Table 13* 
TaMe 12 Manufacturing deviation of input voltage of Type 2511j 
Table 
Ii state Min. 
Max. 
-5V 
+1.057 
H state 
Min. 
i^ iazo +5.3V 
Manufacturing deviation of output voltage of 
I, state 
Maj[. 
Typ. 
+0.4V 
+0.227 
H state 
Min. 
Typ. 
+2.47 
+3.37 
In order to ccmbine these two types, the following considerations 
have been made:-
(a) A pullMip I'esistor is added between each output terminal 
of the TTI, and the +5V supply line. Approximately +5V ia 
obtained at tZAe output of most TTL units by using a 10E 
resistor. For a feir exceptional units, louver values than 
10K are required to achieve +57. 
(b) Although +5,37 is required, according to the above table, 
for the maximum H state input voltage of 2511 A, in prac-
tice all the units used have been operated by +5.0V 
satisfactoriilyo 
(c) It has been found that a few prodicts of 7408 have an 
L state output voltage greater than specified value (O.W). 
These had to be eztracted. 
(2 ) In order to control 14^ 1 ATO-gates (3$ paclcages of 7408) in series, 
6 buffered IfAND-gates (5 packages of 7440) maoh of which has maximum 
fan-out of 30 have been used for BD-M^ 
gate is loaded by 24 units, eizcept for 
BD-M12 and BD-K19 (each NAND 
22 units in the last group). 
(3) The power supply terminals (07 and +5V) on BD-MI are shunted by 
a reversed polarity diode, in order to protect the circuit from 
accidental contact with the -12V supply line. 
(4) The input terminal 7^/4 which is connected to 08(l)/l1 through 
a 1K resistor is pulled up to +5V level by a 1CK preset resistor at 
the joint of the IK i-esistor. The preset resistor should be adjusted 
80 that the jjiput to 74/') caii control this flip-flop vrhen 08(l)/l1 is 
in an H state, end, cannot control when 08(l)/l1 is in an L state. 
Note 08(1 )/l1 is normally in an H state, but changed, into an L state 
only when either 75(2)/l or ^ 2(^)/8 is activatedp 
(5) The capacitor (O.I //P) ooimected to 12l(2)/6 is necessaiy to 
ensure that its output is triggered, by the rear edge of each Input 
pulse fed into 'l2l(2)/3,4« Without this capacitor, the output is 
triggered by both the front end rear edges, and eaoh word in the 
input data is stored in tv/o sets of memoiy cells in duplicate. This 
will result in the output waveform as shown in Fig. 1(a). 
The capacitor (0,1 /^F) connected between 12l(l)/3,4 and 12l(l)/7 
(which is a part of the earth line) is necessazy to prevent the 
improper entry of the reading clock (10 kHz) during the writing mode, 
The lengtlis of the capacitor leads should be minimised, and its 
eartliing point should be 12l(l)/7 itself. The improper entry of the 
reading clock will disturb the demultiplexing action, and the output 
waveform will be as shoim in Fig. l(b)« 
(7) The capacitor (Od /(F) connected between 02^2 and earth is to 
filter out noises mixed in the reading clock which is derived from a 
1 MHz oscillatoi'. 
Apipencliz 6 Committee's comments 
The author ma&e a proposal of: the model system, including two different 
designs of the input memory (which was called 'input system' at that time). 
The committee who examined it in 1972 commented as follows: 
Cost of the input memory 
The author estimated that the cost of the input memoiy (when either design 
was applied) was approximately ^,000 for its components and assembly, based on 
his design, actual pid.ce lists (for components) and the contractors' quotations 
(for assembly) at that time. 
The committee estimated JG75,000 at least for the components and assembly. 
Since the cost of the input memozy is a subatantial proportion of the total 
cost of the whole model, this difference is significant in evaluating the 
whole scheme. 
It has been proved, after the memory was actually constructed in 197^, that the 
cost was ^,000. 
Couplim^ method 
In both the proposed design of the input memory, the author used opto-
electronic coupling extensively, which he thought essential for the required 
electronic conditions, z^liability and low cost. 
The committee advised the authoi^ that opto-electronio coupling was not reliable, 
according to their experience, and recommended the use of transformer coupling 
instead. 
The author could not accept this because: 
(1) In the computation circuit of the model system, there are electrtmotive 
forces in both the primary and secondary sides of the coupling, and the 
signal must be transmitted only from the primary to the secondaiy. An 
opto-electronic coupling is ideal for this purpose, while a transformer 
alone cannot realise this condition absolutely. 
(2) A transfoiiner by which an analogue signal having a wide frequency range 
can be transformed with a computer-grade accuracy would be very expensive, 
in addition to a large physical aiza and weight which would make the whole 
system large and expensive. Note that sucli couplings are required in the 
same number as that of grids (say GOO). 
(^) In the author's opinion, the reliability of opto-electronic coupling is 
as high as for other semiconductor products and that it was a well 
established technique even in 1972, and is now one of the standard 
techniques in electronics. 
( 4 ) The author has tested all the opto-electronic couplers which he wanted to 
use, 660 units in all, under far severer conditions than commercial testa, 
including their temperature characteristics. Only 7 units were to be 
unsatisfactory, most of which still satisfy the commercial test standards. 
(5) It has been proved, after the actual construction of the memoiy, that the 
opto-olectronio couplings have been successfully working up to date. 

